

1973

The influences of surface states on the metal - oxide - semiconductor high frequency c - v curves

Chin-Che Wang
Lehigh University

Follow this and additional works at: <https://preserve.lehigh.edu/etd>

 Part of the [Electrical and Computer Engineering Commons](#)

Recommended Citation

Wang, Chin-Che, "The influences of surface states on the metal - oxide - semiconductor high frequency c - v curves" (1973). *Theses and Dissertations*. 4179.
<https://preserve.lehigh.edu/etd/4179>

This Thesis is brought to you for free and open access by Lehigh Preserve. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of Lehigh Preserve. For more information, please contact preserve@lehigh.edu.

THE INFLUENCES OF SURFACE STATES ON THE
METAL - OXIDE - SEMICONDUCTOR
HIGH FREQUENCY C - V CURVES

by

Chin-Che Wang

A THESIS

Presented to the Graduate Faculty

of Lehigh University

in Candidacy for the Degree of

Master of Science

in

Electrical Engineering

Lehigh University

1973

This thesis is accepted and approved in partial fulfillment of the requirements for the degree of Master of Science.

BETHLEHEM, Aug. 29. 73

Walter E. Dahlke

Professor in Charge
Professor Walter E. Dahlke

Alfred K. Susskind

Chairman of the Department of
Electrical Engineering
Professor Alfred K. Susskind

ACKNOWLEDGEMENTS

The author is indebted to Professor Walter E. Dahlke of Lehigh University, who had been his advisor, for many helpful suggestions, continued guidance and encouragement during the period of his research work at Lehigh University.

He also wishes to thank Messers Vikram Kumar and K. Y. Tsao for valuable discussions and technical help.

The financial support of the National Science Foundation is greatly acknowledged.

TABLE OF CONTENTS

	<u>Page</u>
Title Page	i
Certificate of Approval	ii
Acknowledgments	iii
List of Figures	vi
ABSTRACT	1
1. INTRODUCTION	3
1.1 Historic Background	3
1.2 Objective of This Thesis	5
2. THEORY OF DYNAMIC CHARGE CURRENT- AND CAPA- CITANCE-CHARACTERISTICS IN MOS DEVICES WITH NON-UNIFORMLY DISTRIBUTED SURFACE STATES	7
2.1 Steady-State Condition	10
2.2 Non-Steady-State Condition	14
3. SAMPLE PREPARATION	18
4. MEASUREMENT OF SURFACE STATE DENSITY	20
4.1 Methods of Measurement	20
4.1.1 The High Frequency Method	20
4.1.2 The Quasi-Static Method	21
4.2 Measurements of Surface State Density	22
5. EXPERIMENTAL RESULTS AND DISCUSSIONS	26
5.1 Sample 1	26
5.1.1 C-V Curves at Room Temperature with Negative Voltage Ramping Slope	26
5.1.11 Ramping Rate 71mV/sec	26

	Page
5.1.12 Ramping Rate 4.4V/sec	27
5.1.13 Ramping Voltage Stops, $V = V_{\min}$	28
5.1.2 C-V Curves at 300°K with Positive Ramping Voltage Slope	29
5.1.3 C-V Curves at 248°K	30
5.2 Sample 2	30
5.3 Sample 3	31
6. CONCLUSIONS	32
APPENDIX A. LIST OF SYMBOLS	34
APPENDIX B. DERIVATION OF $dQ_t/dt _{ss}$	36
APPENDIX C. TRAPPED SURFACE STATE CHARGE $Q_t(t)$ WHEN E_F IS IN REGION 2 (Fig. 8b)	37
APPENDIX D. SOLUTION OF $E_m(t)$	38
APPENDIX E. PREOXIDATION WAFER TREATMENT	40
REFERENCES	41
FIGURES	44
VITA	75

LIST OF FIGURES

<u>Figure</u>		<u>Page</u>
1	Construction and band diagram of a MOS structure.	44
2	Capacitance-voltage characteristics of an ideal MOS device. The silicon substrate has a N-type doping of 10^{15} cm^{-3} .	45
3	Schematic distribution of surface states based on data from Nicollian and Goetzberger (10) and Gray and Brown (11), and its simplification.	46
4	Form of voltage applied to the metal electrode.	47
5	Band diagram of a practical MOS structure.	48
6	C-V curves calculated from the theory described in Sec. 2.1. Curve A is for the MOS device in which the substrate has a N-type doping of $5 \times 10^{16} \text{ cm}^{-3}$. Curve B, $5 \times 10^{15} \text{ cm}^{-3}$. In both structures, $Q_0 = 4 \times 10^{-7} \text{ coul/cm}^2$, $C_{ox} = 80 \text{ pf}$, $\Phi_{ms} = 0.6 \text{ ev}$ are assumed. Surface state distribution is shown in the inset.	49
7	Form of $\exp(-e_n(E_t)t)$ v.s. E_t .	50
8	Band diagram of a MOS structure in non-steady-state.	51
9	C-V curves calculated by using the theory described in Chap. 2. Curve A is for the device in non-steady-state with voltage ramping rate 10 v/sec . Curve B is for the device in steady-state.	52
10	The resistance heated horizontal furnace used for thermal oxidation in dry oxygen at atmospheric pressure.	53
11	Oxide thickness as a function of oxidation time with temperature as parameter for thermal oxidation in dry oxygen at atmospheric pressure.	54
12	The resistance heated horizontal furnace used for annealing for MOS sample in nitrogen.	55
13	The diffusion pump used for pumping down the pressure of the evaporation chamber.	56
14	Block diagram of set up used to measured the quasi-static C-V curves.	57
15	Circuit diagram of the ramping generator.	58

16	Equivalent circuit for the MOS structure at or below equilibrium frequency.	59
17	Equivalent circuit for the practical MOS structure with leakage and stray capacitance.	60
18	Surface state distribution in the silicon band gap of sample 1 measured by the quasi-static method.	61
19	Surface state distribution in the silicon band gap of sample 2 measured by the quasi-static method.	62
20	Block diagram of set-up used to measure MOS capacitance and conductance at frequency of 1MHz.	63
21	Surface state distribution in the silicon band gap of sample 3 measured by the high frequency method.	64
22	Block diagram of set-up used to plot the MOS C-V curves at frequency of 1MHz.	65
23	C-V curves of sample 1 plotted at room temperature by the set-up of Fig. 22 with voltage ramping rate of 4.4 V/sec (curve A) and 71 mV/sec (curve B).	66
24	C-V curves of sample 1 plotted at 248°K by the set-up of Fig. 22 with voltage ramping rates of 4.4V/sec (curve A), 1.33V/sec (curve B) and 71mV/sec (curve C).	67
25	Corresponding calculated steady- and non-steady-state C-V curves of sample 1. The surface state distribution shown in the inset is a simplification of Fig. 17. A ramping rate of 4.5 V/sec is used for calculating the non-steady-state C-V curve.	68
26	C-V curves of sample 2 plotted at room temperature by the set-up of Fig. 22 with voltage ramping rates of 10 V/sec and 71mV/sec.	69
27	C-V curves of sample 2 plotted at 248°K by the set-up of Fig. 22 with voltage ramping rates of 10V/sec (curve A) and 71mV/sec (curve B).	70
28	Corresponding calculated steady- and non-steady-state C-V curves of sample 2. The surface state distribution shown in the inset is a simplification of Fig. 19. A ramping rate of 10V/sec is used for calculating the non-steady-state curve.	71
29	C-V curves of sample 3 plotted at room temperature by the set-up of Fig. 22 with voltage ramping rates of	72

- 6V/sec (curve A), 0.8V/sec (curve B) and 45mV/sec (curve C).
- 30 C-V curves of sample 3 plotted at 248°K by the set-up of Fig. 22 with voltage ramping rates of 6V/sec (curve A), 0.8V/sec (curve B) and 45mV/sec (curve C). 73
- 31 Corresponding calculated steady- and non-steady-state C-V curves of sample 3. The surface state distribution shown in the inset is a simplification of Fig. 21. A ramping rate of 6V/sec is used for the non-steady-state curve. 74

A B S T R A C T

The effects of surface states located in the Si-SiO₂ interface on the high frequency C-V curves were studied theoretically and experimentally.

The theory of dynamic charge current and capacitance characteristics in MOS structures with distributed surface states by Simmons and Wei was extended to a more realistic non-uniform surface state distribution approximating the measured state distribution, for convenience, by a three part step form, consisting of a low state density region in silicon mid-gap and two high state density regions near the band edges, the following theoretical results were obtained:

In steady-state, the emission of trapped electrons from surface states reduces the slope of the C-V curve below its ideal value without states. A charging and discharging of the high surface state density near the valence band edge (for N-type) explains the measured capacitance ledge.

In non-steady-state, the emission of trapped electrons is too low to fully respond to the voltage ramp. Therefore, the emission becomes a function of time, and the calculated C-V curve shows deep depletion.

Experimental C-V curves at 1MHz were plotted for three samples, and the corresponding surface state distributions determined employing the high frequency and the quasi-static method. Reasonable agreement was found between the C-V curves plotted with 71mv/sec ramping rate at 300°K and the calculated steady-state curves.

Deep depletion of the experimental C-V curves was observed in

non-steady-state, but, then capacitance saturated with increasing negative voltage ramp contrary to the theoretical curve. This discrepancy was explained by generation of minority carriers in the silicon depletion layer that was neglected in the dynamic theory.

One sample showed an increase of the non-steady-state capacitance in deep depletion when the negative slope of the voltage ramp was applied. This effect was explained by mobile negative ions on the outer oxide surface.

1. INTRODUCTION

Silicon has been widely used in electronic device fabrication since the development of the planar process. During fabrication, silicon dioxide layers are grown as protection on the silicon bulk. The interfacial phenomena at Si-SiO₂ interface influence the characteristics of these devices. For example, the presence of surface states affects the current-voltage characteristics of the insulated gate field effect transistor by altering the channel width and the threshold voltage. Also 1/f noise is caused by surface states. (1)

1.1 Historic Background

The existence of localized electronic states within the forbidden band gap of semiconductor surface was theoretically predicted by Tamm and Shockley (2) as consequence of non-periodicity of the potential at the surface of the solid. Bardeen (3) postulated interface states at the metal-semiconductor contact. Experiments by Shockley and Pearson (4) proved experimentally the existence of surface states. Finally, the invention of transistors gave great impetus to intensive studies of semiconductor surface.

Most of the earlier work was concentrated on vacuum cleaved surfaces, but recent research has focused on oxidized silicon surfaces in view of their importance in planar silicon-technique.

Ever since the metal-oxide-semiconductor (MOS) structure was proposed as a voltage dependent capacitor (5,6) and its equivalent

circuit was suggested (7), MOS structures have been frequently employed in the investigation of Si-SiO₂ interface properties. Various methods have been introduced to determine the surface state distribution. Of particular importance are the high frequency method introduced by Terman (8), the low frequency method by Berglund (9), the conductance method by Nicollian and Goetzberger (10), the temperature variation method by Gray and Brown (11), and the quasi-static method by Castagne (12) and Kuhn (13). These measurements revealed a continuous distribution of surface states in the band gap with densities from 10^{10} to 10^{13} ev⁻¹cm⁻².

The capacitance-voltage characteristics of a MOS structure with surface states at the Si-SiO₂ interface were extensively investigated by Grove et al (14) explaining the characteristics qualitatively and quantitatively. The frequency dispersion of the MOS capacitance-voltage and conductance voltage characteristics was studied in detail by Nicollian and Goetzberger (10), and a simple equivalent circuit of the device was confirmed.

Measurements of MOS devices at low temperature show some anomalous characteristics. They are interpreted as a combined effect of surface states and externally supplied minority carriers (15-17). The capacitance ledge of the capacitance-voltage curve measured with a positive-slope linear voltage ramp for a N-type (cf. Fig. 4 of ref. 15) was used to estimate the surface state density and the rate of electrons captured by surface states (16). A peak found on a C-V curve for a negative-slope linear voltage ramp was explained by generation of carriers from surface states (17).

The recombination velocity caused by states at the Si-SiO₂ interface

was measured by Zierbst (18). In very thin oxide ($<100\text{\AA}$), electrons and holes can tunnel through the oxide via surface states (19). The corresponding theory of tunneling was developed by Freeman and Dahlke (20), and their model experimentally confirmed by Card and Rhoderick (21).

Recently, Simmons and Wei (22,23) proposed a theory of dynamic charge current- and capacitance-characteristics in MOS structures containing surface states. They used a uniform distribution of surface states in the silicon energy gap to interpret the measured capacitance ledge and the deep depletion at low temperature. However, since such a uniform surface state distribution is unrealistic, a modification of this model is needed and will be presented in this thesis.

1.2 Objective of This Thesis

The objective of this thesis is to investigate experimentally and theoretically the influence of surface states on high frequency C-V curves. Simmons' theory is extended by introducing a more realistic surface state distribution in Chapter 2. The dynamic theory (23) of surface states is applied to an idealized non-uniform distribution of surface states, and theoretical capacitance-voltage characteristics at steady-state and non-steady-state condition are derived.

Experiments on three samples are discussed. Their fabrication is explained in Chapter 3. A detailed procedure of pre-oxidation wafer treatment is listed in Appendix E.

A brief description of two methods for measuring the surface state density used in this thesis is given in Chapter 4. Theory, procedure and merits of each method are presented and discussed.

Chapter 5 contains experimental results and their discussion. High frequency C-V curves (1MHz) for different temperatures are shown. The surface state distributions are approximated by simple step forms. Then C-V curves are calculated extending Simmons' theory and compared with measured curves. Reasonable agreement is noted; small discrepancies are qualitatively explained.

2. THEORY OF DYNAMIC CHARGE CURRENT- AND CAPACITANCE- CHARACTERISTICS IN MOS STRUCTURES

A MOS structure consists of a silicon substrate, a layer of silicon dioxide of thickness X_0 and a metal electrode as shown in Fig. 1a. V is the voltage applied to the metal electrode. A MOS structure is called ideal (14), if 1) the work function difference between metal and silicon substrate vanishes, 2) no charges are in the oxide layer, 3) no surface states are at the Si-SiO₂ interface and 4) zero bulk resistance is assumed. The oxide capacitance is $C_{ox} = \epsilon_{ox}/X_0$.

Figure 1b shows the band diagram of an ideal MOS structure with N-type silicon substrate. Without applied voltage, thermal equilibrium requires the Fermi level to be constant through the metal and the silicon, and conduction- and valence-band are flat, corresponding to flat band condition. If a negative voltage V is applied (Fig. 1b), the Fermi level of the metal is raised by an amount $|V|$ with respect to the Fermi level of the semiconductor. All charges in the metal, assuming a perfect conductor, reside at the metal-oxide interface. The majority carriers of the semiconductor, i.e., electrons, are repelled, a depletion region of thickness X_d is formed, and the silicon-bands are bent upward.

Figure 2 shows calculated high frequency, low frequency and deep depletion capacitance-voltage curves of an ideal MOS structure with an N-type substrate of 10^{15} cm^{-3} doping. In region a to b of Fig. 2, the silicon is in accumulation with majority carriers accumulated at the Si-SiO₂ interface. Point b corresponds to flat band condition. Feature b to c corresponds to depletion or weak inversion. Point c indicates onset of strong inversion, and the capacitance is constant from c to d. Region

b to e shows deep depletion without formation of an inversion layer in silicon.

In practical MOS structures, the C-V curves are additionally influenced by (14,24,25)

- 1) the work function difference between metal and silicon, $\phi_{ms} = \phi_m - \phi_s$
- 2) the fixed oxide charge, Q_o ; and
- 3) fast surface states at the Si-SiO₂ interface of density N_{ss} ev⁻¹ cm⁻².

To maintain the MOS structure with applied voltage in thermal equilibrium, the work function difference, ϕ_{ms} , causes a band bending in silicon near the Si-SiO₂ interface, and results in a shift of the C-V curve.

A fixed positive oxide charge, Q_o , located in SiO₂ within 200Å of the Si-SiO₂ interface (26) cannot communicate with the silicon bulk. These states are referred to as slow surface states. Their presence shifts the C-V curves to the left corresponding to a voltage shift $\Delta V = -Q_o/C_{ox}$.

Fast surface states usually result from the non-periodicity of the silicon potential at the surface. Their density on freshly cleaved silicon surfaces is roughly equal to the density of dangling bonds at the surface ($\approx 10^{14}$ cm⁻²). These unsaturated bonds exhibit a strong attraction for foreign impurities, which become attached to the surface by absorption and chemisorption. When an oxide layer is grown on this silicon surface, a number of these bonds are bound by the oxide resulting in a reduction of the state density to about 10^{10} to 10^{13} cm⁻² (27). Grove et al (14) found that surface states cause a deviation from the ideal C-V curve.

In this thesis, fast surface states are for convenience called

surface states, and slow surface states referred to as fixed oxide charge.

A theory of dynamic charge current- and capacitance-characteristics in MOS structures has been developed by Simmons and Wei (22,23) that explains the effect of a uniform surface state distribution in the silicon band gap. But, since the state distribution as measured by Nicollian and Goetzberger (10), Gray and Brown (11) is known to be non-uniform (Fig. 3a); a modification of this model is required.

It is therefore proposed to approximate the surface state distribution of Fig. 3a by a three-part step-form shown in Fig. 3b and then, to apply Simmons and Wei's theory. In Fig. 3b, the surface state density is $N_{st1} \text{ ev}^{-1}\text{cm}^{-2}$ between the upper edge of the valence band E_v and the level E_1 in the forbidden band, and is referred to as region 1. Region 2 between E_1 and E_2 corresponds to the middle portion of the silicon band gap and has the surface state density $N_{st2} \text{ ev}^{-1}\text{cm}^{-2}$. Region 3 covers the energy between E_2 and E_c , the bottom edge of conduction band; its surface state density is $N_{st3} \text{ ev}^{-1}\text{cm}^{-2}$.

In this chapter we will deal only with N-type silicon substrates, an extension to P-type substrate is simple. The substrate is assumed to be grounded, and the upper edge of the valence band $E_v = 0$ serves as reference potential. All potentials and energy levels are for convenience normalized to units in volt.

For simplicity, the surface states are assumed to be of acceptor-type, i.e., they are negatively charged when filled with electrons and neutral when empty. The fixed oxide charge, Q_o , is assumed to be located directly at the Si-SiO₂ interface.

First, the high frequency capacitance $C \text{ pf/cm}^2$ of the MOS structure is calculated. For this purpose, the frequency is assumed to be so high

that the response of the surface states to the ac signal can be neglected.

To calculate the depletion layer width X_d , the depletion approximation (22) is used in this chapter. The carrier concentration n and p in depletion are assumed to be negligible besides the impurity concentration N_D of the silicon substrate.

The MOS system is in steady-state after applying the voltage ramp of Fig. 4, if the charge in the surface state fully responds to the voltage ramp, so that surface states with an energy $E > E_F$ are empty and state $E < E_F$ are filled. Otherwise the system is in non-steady-state.

2.1 Steady-state Condition

Figure 5 shows the band diagram of a practical MOS structure with a simplified surface state distribution and a fixed charge, Q_o , at the Si-SiO₂ interface. If a negative voltage V is applied, the system is in depletion, and

$$V = V_{ox} + \phi_{ms} + \phi_s, \quad (2.1)$$

where V_{ox} is the voltage drop across the oxide, and ϕ_s the surface potential of the silicon substrate.

Using charge neutrality in the MOS structure,

$$Q_M + Q_D + Q_o + Q_t = 0, \quad (2.2)$$

where Q_M is the charge on the metal, $Q_D = qN_D X_d$ the charge in the depletion layer, and Q_t the charge of the electrons trapped in surface states. Q_t is either negative or zero, since the surface states are of acceptor-type.

The charge on the metal electrode coul/cm² is

$$Q_M = C_{ox} (V - \phi_s - \phi_{ms}). \quad (2.3)$$

Integrating Poisson's equation twice and using the depletion approximation, the surface potential is

$$\phi_s = -qN_D X_d^2 / 2\epsilon_s, \quad (2.4)$$

and the depletion layer capacitance

$$C_D = \epsilon_s / X_d. \quad (2.5)$$

The measured and normalized total capacitance is the series combination of C_{ox} and C_D ,

$$\frac{C}{C_{ox}} = \frac{1}{1 + C_{ox}/C_D} = \frac{1}{1 + C_{ox} X_d / \epsilon_s}. \quad (2.6)$$

Equations (2.1 - 2.6) are valid for both steady- and non-steady-state conditions.

If the silicon Fermi level E_F is in region 3 at flat band condition with bias $V < V_{FB} < 0$, the charge in the surface states trapped for different values of the surface potential ϕ_s is according to Fig. 5:

$$Q_t = \begin{cases} -qN_{st3}(E_F - E_2 + \phi_s) - qN_{st2}(E_2 - E_1) - qN_{st1}E_1 & |\phi_s| < |E_F - E_2| \\ -qN_{st2}(E_F - E_1 + \phi_s) - qN_{st1}E_1 & |E_F - E_2| < |\phi_s| < |E_F - E_1| \\ -qN_{st1}(E_F + \phi_s) & |E_F - E_1| < |\phi_s| \end{cases} \quad (2.7)$$

When E_F is in region 3 (Fig. 5a) or $|\phi_s| < |E_F - E_2|$ (Fig. 5c), the relation

$$C_{ox}(V + qN_D X_d^2 / 2\epsilon_s - \phi_{ms}) + qN_D X_d - Q_0 - qN_{st3}(E_F - E_2 - qN_D X_d^2 / 2\epsilon_s) - qN_{st2}(E_2 - E_1) - qN_{st1}E_1 = 0 \quad (2.8)$$

is easily obtained from equations (2.2), (2.3), (2.4) and (2.7).

The normalized capacitance C/C_{ox} is calculated by solving eq. (2.8) for X_d and substituting it into eq. (2.6);

$$\frac{C}{C_{ox}} = \left\{ 1 + \frac{C_{ox}}{C_{ox} + qN_{st3}} + \left[\left(\frac{C_{ox}}{C_{ox} + qN_{st3}} \right)^2 + \frac{2C_{ox}^2 [C_{ox}(\phi_{ms} - V) - Q_0 + qN_{st3}(E_F - E_2) + qN_{st2}(E_2 - E_1) + qN_{st1}E_1]}{qN_D \epsilon_s (C_{ox} + qN_{st3})} \right]^{1/2} \right\}^{-1} \quad (2.9)$$

Flat band voltage is obtained from eq. (2.8) by letting $X_d \rightarrow 0$,

$$V_{FBI} = \frac{qN_{st3}(E_F - E_2) + qN_{st2}(E_2 - E_1) + qN_{st1}E_1 - Q_o}{C_{ox}} + \phi_{ms} \quad (2.10)$$

For increasing N_{st3} and constant N_{st2} , N_{st1} , the ratio C/C_{ox} in eq. (2.9) becomes insensitive to a change of the applied bias V . Therefore most of the change of Q_M is balanced by a change of Q_t , and Q_D and C_D vary little.

The Fermi level E_F is located in region 2 near flat band condition if the donor concentration N_D is low (Fig. 5b); or for negative bias if the donor concentration N_D is high, i.e. $|E_F - E_2| < |\phi_s| < |E_F - E_1|$ (Fig. 5d).

By calculating the depletion layer width X_d from equations (2.2), (2.3), (2.4), (2.7) and substituting into equation (2.6), the normalized capacitance

$$\begin{aligned} C/C_{ox} = & \left\{ 1 - \frac{C_{ox}}{qN_{st2} + C_{ox}} + \left[\left(\frac{C_{ox}}{qN_{st2} + C_{ox}} \right)^2 + \right. \right. \\ & \left. \left. + \frac{2C_{ox}^2 [C_{ox}(\phi_{ms} - V) - Q_o + qN_{st2}(E_F - E_1) + qN_{st1}E_1]}{qN_D \epsilon_s (qN_{st2} + C_{ox})} \right]^{1/2} \right\}^{-1} \quad (2.11) \end{aligned}$$

is obtained.

The flat band voltage is according to Fig. 5b,

$$V_{FB2} = \frac{qN_{st2}(E_F - E_1) + qN_{st1}E_1 - Q_o}{C_{ox}} + \phi_{ms} \quad (2.12)$$

When the applied bias assumes a more negative value, the silicon energy bands bend up further, and the surface potential ϕ_s becomes more negative. When $|E_F - E_1| < |\phi_s|$ (Fig. 5e), the Fermi level E_F lies in region 1, and the normalized capacitance is

$$\frac{C}{C_{ox}} = \left\{ 1 - \frac{C_{ox}}{C_{ox} + qN_{st1}} + \left[\left(\frac{C_{ox}}{C_{ox} + qN_{st1}} \right)^2 + \frac{2C_{ox} [C_{ox}(\phi_{ms} - V) - Q_o + qN_{st1}E_F]}{qN_D (C_{ox} + qN_{st1})} \right]^{1/2} \right\}^{-1} \quad (2.13)$$

Fig. 6 shows the C-V curves of a MOS structure for the inserted surface state distribution calculated at steady-state from equations (2.9), (2.11), and (2.13). Curve A is for a structure with a silicon

donor concentration $N_D = 5 \times 10^{16} \text{ cm}^{-3}$. At flat band, point a, and from a to b, Fermi level E_F is in region 3. A large surface state density N_{st3} responding to the voltage ramp relates to a slow change of X_d and C_D . Feature b to c corresponds to $E_F - E_2 < |\varphi_s| < E_F - E_1$ and E_F lies in region 2. A decrease of Q_M is responded by an increase of Q_t (less negative) and Q_D (more positive) (eq. (2.2)). X_d increases faster from b to c than from a to b, i.e. region 3. E_F for feature c to d is located in region 1, and most of the changing Q_M is offset by the changing Q_t ; the increase of X_d is slowed down. To the left of point d, i.e. onset of strong inversion, $|\varphi_s| = -(E_g - 2E_F)$, the normalized capacitance is constant;

$$\frac{C}{C_{ox}} = \left\{ 1 + C_{ox} \left[\frac{2 \epsilon_s (2E_F - E_g)}{2N_D \epsilon_s} \right]^{1/2} \right\}^{-1} \quad (2.14)$$

The applied voltage for point d is found from equations (2.2), (2.3) and (2.7):

$$V_{d1} = E_g - 2E_F + \phi_{ms} - \frac{qN_D}{C_{ox}} \left[\frac{2\epsilon_s(2E_F - E_g)}{2N_D} \right]^{1/2} - \frac{1}{C_{ox}} \left[Q_D - qN_{st1}(E_g - E_F) \right] \quad (2.15)$$

The C-V curve B in Fig. 6 corresponds to a silicon donor concentration of $5 \times 10^{15} \text{ cm}^{-3}$. E_F is below E_2 at flat band condition, in region 2 from e to f, and in region 1 from f to g. The slope of curve B between e-f is larger than that of curve A between b-c. To obtain the same rate of changing Q_D , a larger rate of changing X_d is needed for sample B than for sample A.

For both sample A and B, $E_1 > E_g - E_F$ is assumed. Strong inversion happens when E_F is in region 1 (Fig. 5e), and also when E_F is located in region 2 for $E_1 < E_g - E_F$. The applied voltage at onset

$$V_{i2} = E_g - 2E_F + \phi_{ms} - \frac{qN_D}{C_{ox}} \left[\frac{2\epsilon_s(2E_F - E_g)}{2N_D} \right]^{1/2} - \frac{1}{C_{ox}} \left[Q_D - qN_{st2}(E_g - E_1 - E_F) - qN_{st1}E_1 \right] \quad (2.16)$$

of strong inversion, is obtained from equations (2.2), (2.3) and (2.7).

2.2 Non-steady-state Condition

When the MOS structure is in steady-state, the surface states are in dynamic equilibrium with semiconductor conduction band; i.e., emission rate and capture rate of surface state are so large, that the states follow the changing applied voltage.

Under non-steady-state condition, the electron emission rate from surface states above the equilibrium Fermi level, E_F , is much less than their capture rate. Thus, the net rate of change is determined by the emission rate.

The Shockley-Read-Hall theory of recombination (28,29) shows the rate of electrons emitted from a distribution of surface states to be the product of the number of trapped electrons n_{sti} at the i^{th} state and the corresponding emission probability e_{ni} :

$$-\frac{dn_t}{dt} = \sum_i n_{sti}(t, E_{ti}) e_n(E_{ti}) \quad (2.17)$$

with
$$e_n(E_{ti}) = v\sigma N_c e^{(E_{ti} - E_g)/kT}, \quad (2.18)$$

where n_{sti} is a function of time and energy level of the state, v the thermal velocity of electrons ($\approx 10^7$ cm/sec at room temperature), σ the capture cross-section of the states, and N_c the effective density of states in the conduction band.

Since surface states are continuously distributed across the band gap, the sum in eq. (2.17) is replaced by an integral,

$$-\frac{dn_t}{dt} = \int_0^{E_g} n_{st}(t, E_t) e_n(E_t) dE_t. \quad (2.19)$$

The transition from steady-state to non-steady-state during the negative slope cycle (Fig. 4) occurs when the emission rate of the trapped electrons is too low to provide dynamic equilibrium between surface states and voltage ramp:

$$\left. \frac{dQ_t}{dt} \right|_{n.s.s.} < \left. \frac{dQ_t}{dt} \right|_{s.s.} \quad (2.20)$$

When either $|\varphi_s| < |E_F - E_1|$ or E_F is in region 2:

$$\left. \frac{dQ_t}{dt} \right|_{s.s.} = \frac{qN_{st2}C_{ox}\alpha}{qN_{st2} + C_{ox}} \left\{ 1 - \frac{\epsilon_s}{(qN_{st2} + C_{ox}) \left[\left(\frac{\epsilon_s}{qN_{st2} + C_{ox}} \right)^2 + \frac{2\epsilon_s(V_1 - V)C_{ox}}{qN_D(qN_{st2} + C_{ox})} \right]^{1/2}} \right\} \quad (2.21)$$

where $\alpha = |dv/dt|$ is the voltage ramping rate, and

$$V_1 \equiv \frac{1}{C_{ox}} [qN_{st2}(E_F - E_1) + qN_{st1}E_1] - Q_0/C_{ox} + \phi_{ms}.$$

The derivation of eq. (2.21) is in Appendix B.

When either $|\varphi_s| > E_F - E_1$ or E_F is in region 1:

$$\left. \frac{dQ_t}{dt} \right|_{s.s.} = \frac{qN_{st1}C_{ox}\alpha}{qN_{st1} + C_{ox}} \left\{ 1 - \frac{\epsilon_s}{(qN_{st1} + C_{ox}) \left[\left(\frac{\epsilon_s}{qN_{st1} + C_{ox}} \right)^2 + \frac{2\epsilon_s(V_2 - V)C_{ox}}{qN_D(qN_{st1} + C_{ox})} \right]^{1/2}} \right\} \quad (2.22)$$

where

$$V_2 \equiv \frac{1}{C_{ox}} (qN_{st1}E_F - Q_0) + \phi_{ms}.$$

In non-steady-state, the emission rate for a single state in the band gap follows from eq. (2.17):

$$-\frac{dn_{st}}{dt} = n_{st}(t, E_t) e_n(E_t) \quad (2.23)$$

with the solution,

$$n_{st}(t, E_t) = n_{st}(0, E_t) e^{-e_n(E_t)t}, \quad (2.24)$$

where $n_{st}(0, E_t)$ is the number of trapped electrons per unit area unit energy at onset of non-steady-state.

In equation (2.24)

$$\exp[-e_n(E_t)t] = \exp[-v\sigma N_c e^{(E_t - E_g)/kT} t]$$

is the non-steady-state occupancy of the states, its shape (Fig. 7) is similar to a Fermi-Dirac distribution. The states are empty above an energy $E_m(t)$, and full below $E_m(t)$.

Figure 8 illustrates the energy band diagram of a MOS structure in non-steady-state. Onset of non-steady-state (Fig. 8a) occurs at $t = 0$; E_F and $E_m(0)$ coincide at the interface. The states $E_F < E_t < E_m(t)$ are filled with electrons after time t , and the states $E_t > E_m(t)$ are empty (Fig. 8b). The derivation of $E_m(t)$ is given in App. C.

The charge of the trapped electrons in non-steady-state for E_F in region 2 is (see App. C)

$$Q_t(t) = -qN_{st1}E_1 + qN_{st2}E_1 + qkT \ln \left\{ \left[e^{-E_{m2}(0)/kT} + \left(\frac{N_{st1}}{N_{st2}} kT (e^{E_1/kT} - 1) - e^{E_1/kT} \right) \right] \exp \left[\frac{N_{st1}}{N_{st2}} V \sigma N_c (e^{(E_1-E_0)/kT} - e^{E_0/kT}) - \frac{V \sigma N_c}{kT} e^{(E_1-E_0)/kT} \right] t - \left(\frac{N_{st1}}{N_{st2}} kT (e^{E_1/kT} - 1) - e^{E_1/kT} \right) \right\} \quad (2.25)$$

$E_{m2}(0) = E_F - qN_D X_D^2 / (2\epsilon_s)$ is the energy level E_F at the onset of non-steady-state (Fig. 8a), X_D is given by eq. (B.2).

At the onset of non-steady-state, differentiating eq. (2.25) results in:

$$\left. \frac{dQ_t(t)}{dt} \right|_{t=0} = qN_{st1} V \sigma N_c kT [e^{(E_1-E_0)/kT} - e^{E_0/kT}] - qN_{st2} V \sigma N_c e^{\frac{E_1-E_0}{kT}} + qN_{st2} V \sigma N_c e^{(E_{m2}(0)-E_0)/kT} \quad (2.26)$$

The corresponding applied voltage $V(0)$ was obtained by equating eq. (2.21) and eq. (2.26), using a computer iteration method.

If non-steady-state occurs for $E_F - E_1 < |\psi_s|$, then $E_m(t) < E_1$,

and
$$Q_t(t) = qN_{st1} kT \ln \left[1 - (1 - e^{E_{m2}(0)/kT}) \exp(-V \sigma N_c e^{-E_0/kT} t) \right] \quad (2.27)$$

and
$$\left. \frac{dQ_t(t)}{dt} \right|_{t=0} = qN_{st1} V \sigma N_c kT (e^{(E_{m2}(0)-E_0)/kT} - e^{-E_0/kT}) \quad (2.28)$$

where $E_{m1}(0) = E_F - qN_D X_d^2 / (2\epsilon_s)$, X_d is given by eq. (B.3).

In non-steady-state, when E_F was originally located in region 2, and moves after time t to region 1, the trapped electronic charge is the sum of the charges in region 2 and 1:

$$Q_t(t) = qN_{ST2}E_1 + qN_{ST2}kT \ln \left\{ \left[e^{-E_{m2}(0)/kT} + \left(\frac{N_{ST1}}{N_{ST2}} kT (e^{E_1/kT} - 1) \right)^{-1} \right] \right. \\ \times \exp \left[\left(\frac{N_{ST1}}{N_{ST2}} v \sigma N_c (e^{(E_1-E_g)/kT} - e^{-E_g/kT}) - \frac{v \sigma N_c}{kT} e^{(E_1-E_g)/kT} \right) t \right] - \left(\frac{N_{ST1}}{N_{ST2}} kT \right. \\ \left. \left. \times (e^{E_1/kT} - 1) e^{E_1/kT} \right)^{-1} \right\} + qN_{ST1}kT \ln \left\{ 1 - (1 - e^{-E_1/kT}) \exp \left[-v \sigma N_c e^{-E_g/kT} (t - t_1) \right] \right\}, \quad (2.29)$$

where t_1 is the time taken for E_F to sweep from $E_{m2}(0)$ to E_1 .

Comparing equations (2.7), (2.21), (2.22) and (2.25-2.29), dQ_t/dt and Q_t are functions of the applied voltage only in steady-state, and functions of time and voltage in non-steady-state.

The normalized capacitance in non-steady-state is obtained from equations (2.2-2.6);

$$\frac{C}{C_{ox}} = \left\{ 1 - \frac{2C_{ox}^2}{qN_D \epsilon_s} \left[\frac{Q_c + Q_t(t)}{C_{ox}} - \phi_{ms} + V \right] \right\}^{-1/2}. \quad (2.30)$$

Figure 9 shows the calculated C-V curves of a MOS structure. The voltage ramping rate for curve A is 10 v/sec. The structure is in steady-state from a to b, it enters non-steady-state at point b, and the trapped electrons cannot be emitted from the states as fast as E_F sweeps across the surface state levels. E_F is in region 2 for feature b to c, and in region 1 from c to d. The assumed surface state distribution is shown in the left upper corner.

Curve B shows the steady-state C-V curve for the same structure. E_F is in region 2 from a to e, and in region 1 from e to f. The onset of strong inversion happens at point f.

3. SAMPLE PREPARATION

Three silicon wafers were used. Two of them were N-type with $\langle 100 \rangle$ orientation, 5 to 10 Ω -cm resistivity. The third was N-type with $\langle 111 \rangle$ orientation, 0.5 to 1 Ω -cm resistivity. All of them were single crystal, and well polished mechanically and chemically.

The wafers were first degreased and etched, then thermally oxidized in dry oxygen atmosphere in a resistance heated horizontal furnace, shown in Fig. 10, for 1.5 hours at 1100°C to grow about 1600 Å of SiO₂. This oxide layer was etched off by hydrofluoric acid. The detail of this procedure is listed in App. E.

For sample 1 and 2, the final oxides were grown for one hour at 1050°C in the furnace used for the first oxidation mentioned above. Sample 3 was oxidized for one hour at 1100°C. The measured oxide thickness as a function of the growth time for dry oxidation in oxygen is plotted in Fig. 11 (27).

After oxidation, sample 2 was annealed in a resistance heated furnace (Fig. 12) for half an hour at 400°C in a hydrogen ambient.

The oxides at the sample backs were dissolved by etching with hydrofluoric acid and rinsing with deionized water before metalization. The front surfaces were covered with apizon wax which was later removed by boiling in trichloroethylene.

The metal contacts of sample 1 and 2 were made by depositing aluminum from a heated tungsten filament in a diffusion high vacuum system (Fig. 13) at 8×10^{-6} torr. The area of the front contact was 20.26×10^{-4} cm².

The metal contact of sample 3 was made by evaporating aluminum at 10^{-6} torr in a Varian high vacuum system that was equipped with two sorption pumps, a titanium sublimation pump and a sputter ion pump for initial, intermediate and final pumping respectively. The area of the front contact was the same as that of sample 1 and 2.

4. MEASUREMENT OF SURFACE STATE DENSITY

4.1 Methods of Measurements

For evaluation of the surface state density at the Si-SiO₂ interface, several techniques have been developed measuring the capacitance- and conductance- voltage characteristics of the MOS structure (8-12).

In this thesis, the high frequency method and the quasi-static method were used. Their theory, procedure and merits are briefly discussed below.

4.1.1 The High Frequency Method

The high frequency method first used by Terman (8) yields the surface state density by comparison of the measured high frequency ($\geq 1\text{MHz}$) C-V curve with the ideal curve. The capacitance is measured at such a high frequency that surface states cannot follow. Therefore, they do not contribute to the measured capacitance, but they distort the ideal C-V curve. The voltage difference between experimental and theoretical curves for a given capacitance is

$$\Delta V = -(Q_o + Q_t) / C_{ox}, \quad (4.1)$$

where Q_t is the charge in surface states.

Differentiating eq. (4.1) with respect to the surface potential ϕ_s ,

$$\frac{d(\Delta V)}{d\phi_s} = -\frac{1}{C_{ox}} \frac{dQ_t}{d\phi_s} = \frac{C_{ss}}{C_{ox}}, \quad (4.2)$$

where C_{ss} is the surface state capacitance.

Since $C_{ss} = q N_{ss}$, (4.3)

the surface state density N_{ss} is obtained by

$$N_{ss} = \frac{q}{C_{ox}} \frac{d(\Delta V)}{d\phi_s} . \quad (4.4)$$

The advantages of this method is its simplicity of measurement and further, it covers a large portion of the band gap.

The accuracy limitations of this method have been discussed by Zaininger and Warfield (30). The most serious inaccuracy comes from the graphical differentiation of Δv with respect to ϕ_s . Another possible error is a measuring frequency chosen not sufficiently high so that part of the surface states can still follow the signal.

4.1.2 The Quasi-Static Technique

The quasi-static technique measures the displacement current of the MOS device for a linear voltage ramp applied to the metal electrode. The circuit for performing this measurement is shown in Fig. 14, and the circuit diagram of the ramping generator is in Fig. 15.

When a linear ramping voltage $V(t) = V_1 t$ is applied, the output voltage

$$\begin{aligned} V_o(t) &= -RC(t) \frac{dV(t)}{dt} \\ &= -R \alpha C(t) \end{aligned} \quad (4.5)$$

is obtained, where α is the ramping rate, R is the shunt resistance across the operational amplifier in the electrometer, and $C(t)$ the instantaneous capacitance of the MOS structure.

The displacement current is

$$i(t) = \mp \alpha C(t) . \quad (4.6)$$

If the ramping rate is so low that the surface states can follow the applied voltage $V(t)$, the equivalent circuit of Fig. 16 is applicable. The surface state capacitance is obtained from Fig. 16b as

$$C_{ss} = \frac{C_{ox} C(V)}{C_{ox} - C(V)} - C_D(\varphi_s), \quad (4.7)$$

where C is found by measuring the displacement current using the relationship between displacement current and measured capacitance, eq. (4.6). The surface potential is

$$\varphi_s = \int_{V_{acc}}^V \left(1 - \frac{C}{C_{ox}}\right) dV + K, \quad (4.8)$$

V_{acc} the applied voltage at strong accumulation, K an additive constant. $C_D(\varphi_s)$ is calculated theoretically (14), C_{ox} taken as saturation value of the high frequency C-V curve. The apparatus used for this measurement is shown in Fig. 20.

The surface state density N_{ss} is given by (13)

$$N_{ss} = \frac{C_{ox}}{q} \left[\frac{1}{\frac{C_{ox}}{C} - 1} - \frac{C_D}{C_{ox}} \right]. \quad (4.9)$$

Since the displacement current is small ($\sim 10^{-12}$ amperes), even a small leakage current can cause a big error. The equivalent circuit of the MOS capacitor with leakage and stray capacitance is plotted in Fig. 17, G is the leakage due to the MOS, C_{st} the stray capacitance, G_{st} the leakage due to the cables and all connections. To get the real MOS capacitance, the voltage ramp is applied in both positive- and negative-slope directions. The currents are measured while the probe touches the metal electrode,

$$\begin{aligned} i_+ &= C(t)\alpha + GV + C_{st}\alpha + G_{st}V \\ i_- &= -C(t)\alpha + GV - C_{st}\alpha + G_{st}V \end{aligned} \quad (4.10)$$

When the voltage ramp is applied in both directions without MOS structure, the measured currents give the stray capacitance and leakage,

$$\begin{aligned} i_{st+} &= C_{st}\alpha + G_{st}V \\ i_{st-} &= -C_{st}\alpha + G_{st}V \end{aligned} \quad (4.11)$$

From equations (4.10) and (4.11), the MOS capacitance $C(t)$ is calculated

$$C(t) = \frac{1}{\alpha} \left[\frac{i_+ - i_-}{2} - \frac{i_{st+} - i_{st-}}{2} \right] \quad (4.12)$$

Since thermal equilibrium is required for validity of this method, the sweep rate α is chosen as small as possible. Kuhn and Nicollian (17) found that sweep rate smaller than 100 mv/sec was required.

To obtain the additive constant K in eq. (4.8) matching of experimental and theoretical curves in strong accumulation was used by Berglund (9) and Kuhn (13). Lopez found the integrated total surface potential to be always less than 1.1 ev (31). He proposed an alternative way to obtain the additive constant K by determining the difference between the evaluated integral and 1.1 ev, and then divided by 2. This value was added to the measured surface potential, thus centering the measured range in the band gap.

4.2 Measurements of Surface State Densities

The surface state densities of sample 1 and 2 were measured employing the high frequency and the quasi-static methods. Due to a large leakage current in sample 3, only the high frequency method could be used, since it was found that the outersurface of oxide of sample 3

was contaminated by negative ions as discussed in Chapter 5.

Employing the quasi-static method, the oxide capacitance C_{ox} was found from the high frequency C-V curves. The quasi-static C-V curves were measured in the system shown in Fig. 14. The voltage ramping rate used for both sample 1 and 2 was 71 mv/sec, which was slow enough to assure equilibrium. To eliminate leakage current and stray capacitance, the displacement currents and leakage currents were measured for both directions of voltage ramping, and eq. (4.12) was used for calculation. The integration of the surface potential eq. (4.8) and the theoretical C_D v.s. ϕ_s curves were computer calculated. The additive constants K's were found by centering the measured range in the band gap. The results are shown in Fig. 18 and 19.

Employing the high frequency method, the 1 MHz capacitance was measured point by point according to Fig 20. The donor concentrations were estimated by using the ratio of the capacitances at strong accumulation C_{ox} to that at strong inversion C_{min} (32) or calculated from Lehovec's equation (33),

$$N_D = n_i \left(\frac{C_{ox} C_{min} A}{C_{ox} - C_{min}} \right)^2 \frac{kT}{q} \frac{4}{q n_i \epsilon_s} \ln \left(\frac{N_D}{n_i} \right), \quad (4.13)$$

where n_i is the intrinsic carrier concentration, and A the area of the metal electrode.

The comparison between theoretical and experimental high frequency C-V curves and the graphical differentiations were done by computer.

The surface state densities measured by the high frequency method and that measured by the quasi-static method differed by factors of 1.5 to 10. Because of the mentioned limited accuracy of the high frequency

method, the results obtained by the quasi-static method were preferred when applicable.

Figure 21 shows the surface state density of sample 3 measured by the high frequency method.

We recognize from Fig. 18,19 and 21 that the surface state distributions are not uniform. They are low at mid-gap, and high near the conduction and valence band edges.

5. EXPERIMENTAL RESULTS AND DISCUSSION

High frequency C-V curves were plotted by an X-Y recorder at different temperatures with different voltage ramping rates. The measurement apparatus is shown in Fig. 22. The MOS structure was loaded in a Statcan temperature test chamber SD 30, its temperature was controlled to within $\pm 1^{\circ}\text{C}$ and read by a copper-constantan thermocouple. The frequency of the ac signal generated by the Boonton 71 AR L-C meter is 1 MHz, its magnitude 1.5mV.

5.1 Sample 1

Figure 23 and 24 show the recorded C-V curves of sample 1 at 300°K and 248°K respectively for directions of voltage ramping with negative and positive slopes. Figure 25 shows the MOS C-V curves for steady-state and non-steady-state calculated from the dynamic theory. The assumed surface state distribution shown in the left upper corner was obtained by modifying the measured surface state distribution shown in Fig. 18. In calculating the non-steady-state curve, a ramping rate of 4.4 V/sec was assumed.

5.1.1 C-V Curves at Room Temperature with Negative Voltage Ramping Slope

5.1.1.1 Ramping Rate 71 mV/sec

Comparing the negative slope voltage ramping part of curve B in Fig. 23 and the steady-state C-V curve calculated by using dynamic

theory as shown in Fig. 25, reasonable agreement is found.

Feature a to b of curve B in Fig. 23 corresponds to feature a to b of Fig. 25. The silicon Fermi level E_F is located in region 2 of the surface state distribution (Fig. 25). The emission of trapped electrons is fast enough to respond to the ramping voltage. Since the number of trapped electrons in region 2 is small, their emission is not able to fully balance the changing of charge on the metal electrode, Q_M . Thus, the depletion layer width X_d increases.

Feature b ~ c of curve B in Fig. 23 corresponds to b - c of Fig. 25; E_F lies in region 1. Since $N_{st1} > N_{st2}$, most of the changing charge on the metal is balanced by the emitted electrons, therefore the increase of X_d is slower than that of feature a - b.

From c to d the structure is in strong inversion, the measured capacitance a constant.

The agreement between curve B of Fig. 23 and the calculated steady-state C-V curve was poor, when the surface state distribution in Fig. 25 was determined employing the high frequency method. This proves the higher accuracy of the quasi-static method for samples with negligible leakage current.

5.1.12 Ramping Rate 4.4 V/sec

In Fig. 23, the structure for a negative ramping voltage of rate 4.4 V/sec is at steady-state from a to l, and in non-steady-state and deep depletion from l to m. The measured capacitance is constant from m to n, while the theoretical curve in Fig. 25 shows deep depletion.

This discrepancy can be explained according to Pierret (34), Sah and Fu (35) by considering the generation of minority carriers in deep depletion which was neglected in the theory of Chapter 2. This generation rate (36) is

$$\frac{d(Q_t + Q_p)}{dt} = \frac{q n_i (X_d - X_{df})}{2 \tau_0}$$

with Q_p the charge of minority carriers, n_i the intrinsic carrier concentration, and X_{df} the depletion layer width in inversion for equilibrium. The depletion layer width progressively widens during the initial stage of non-steady-state to offset the changing metal charge, since the emission of trapped electrons is low. The increase of X_d corresponds to a decreasing capacitance C and an increasing carrier generation rate. With the ramping voltage going more negative, the generation rate within the semiconductor eventually becomes large enough to precisely balance the rate of the changing metal charge. While the generated minority carriers pile up at the Si-SiO₂ interface, the depletion layer width X_d is constant, and the capacitance saturates. A large ramping rate requires a wider depletion layer to generate the minority carriers necessary to balance the changing metal charge, and the measured capacitance is decreased.

5.1.13 Ramping Voltage Stops, $V = V_{\min}$

The measured capacitance increases according to Fig. 23 (n-o) at the ramping voltage stop $V = V_{\min}$, because the depletion layer continues generating minority holes, although the metal charge has stopped decreasing. The generated carriers pile up at the Si-SiO₂

interface decreasing the depletion layer charge Q_D , thereby reducing X_d and then increasing the measured capacitance C . When X_d decreases to a value of equal minority carrier generation and recombination rate, thermal equilibrium is achieved, and X_d becomes constant.

5.1.2 C-V Curves at 300 K With Positive Ramping Voltage Slope

The C-V curves show some anomalies for a positive slope ramping voltage.

The flat portion o to p of curve A in Fig. 22 is caused by injection of electrons from the silicon bulk to the Si-SiO₂ interface where they recombine with accumulated holes. Depletion layer charge Q_D and width X_d remain constant with changing metal charge. The constant capacitance corresponds to the amount of band bending required to provide the electrons for recombination with holes at the interface. An increasing ramping rate requires more electrons and less negative surface potential $\phi_s = -qN_D X_d^2 / (2\epsilon_s)$; X_d decreases and the measured capacitance C increases.

At point p of Fig. 23 most of the holes in the inversion layer have been recombined, and the silicon goes into weak inversion; the capacitance increases. From p to q, a capacitance ledge is observed corresponding to part c - b of Fig. 25. It is due to filling of surface states N_{st1} with electrons in region 1 (15.16). Since this filling does not fully balance the changing metal charge, depletion layer charge Q_D and capacitance are slightly increasing. Goetzberger and Irvin (16) used this ledge to estimate the capture rate of electrons by surface states.

Feature q - a in Fig. 23 shows a rapid increase of the capacitance. The filling of surface states continues; however, it is not very important, since $N_{st2} \gg N_{st1}$. Most of the changing metal charge is balanced by the rapidly decreasing Q_D and X_d .

5.1.3 C-V Curves at 248°K

Figure 24 shows C-V curves of sample at 248°K. A voltage ramping rate 71 mV/sec is sufficient to drive the device into non-steady-state.

A larger voltage ramping rate corresponds to a smaller capacitance as in Section 5.1.12. The saturation capacitance for a ramping rate of 4.4 V/sec at 248°K (fig. 24) is smaller than that at 300°K (Fig. 23), since the intrinsic carrier density n_1 at 248°K is smaller than that at 300 K. Therefore a larger X_d is needed at 248°K to generate sufficient minority carriers for balancing the changing metal charge.

The C-V curves of Fig. 24 for a positive voltage ramping slope show anomalies similar to Fig. 23 already explained in Section 5.1.2.

5.2 Sample 2

Figures 26 and 27 present the C-V curves at 300°K and 248°K for sample 2 after annealing with hydrogen for 0.5 hours. Its decreased surface state density is shown in Fig. 19. Figure 28 shows the corresponding calculated steady- and non-steady-state C-V curves for the inserted surface state distribution obtained by simplifying Fig. 19.

The C-V curves in Fig. 26 measured at a ramping rate 71 mV/sec agree reasonably well with the theoretical steady-state curve in Fig. 28. The capacitance tail (b-c) and the ledge (p-q) of Fig. 23 are not observed in Fig. 26 as the silicon is already in strong inversion before E_F enters region 1.

5.3 Sample 3

Figures 29 and 30 show the measured C-V curves of sample 3, and Fig. 31 the corresponding theoretical steady- and non-steady-state C-V curves. The surface state distribution inserted in Fig. 31 was obtained from Fig. 20 by assuming a simple step form that resulted in best agreement between experimental and theoretical C-V curves.

The capacitance in Fig. 30 first decreases when a negative slope ramping voltage is applied to the metal, and then it increases and becomes constant. This behavior is due to mobile ions on the outer oxide surface as suggested by Pierret and Small (37). Increasing the applied voltage in negative direction, negative ions on the outer oxide surface are rejected from the metal electrode, thereby increasing the depleted lateral surface area and surface generation. To compensate for this effect, the generation of the depletion layer and therefore the width X_d decreases, and the measured capacitance C increases.

6. CONCLUSIONS

This thesis confirms and extends the theory of dynamic charge current- and capacitance-characteristics in MOS structures with surface states. A three-step surface state distribution has been used as approximation of the measured distribution. Analytical solutions for the dynamic charge current- and capacitance-characteristics were obtained.

In steady-state, the emission of trapped electrons from surface states accounts for the reduction of the slopes in the C-V curves from the ideal ones. The charging and discharging of the high density surface states in region 1 of the surface state distribution explains the measured capacitance ledge. Reasonable agreement is found between experimental and theoretical steady-state C-V curves.

In non-steady-state, the trapped electron emission rate is not large enough to respond to the voltage ramping. Thus, the emission process is a function of time, and deep depletion is found in the calculated C-V curves. Deep depletion is observed in the experimental non-steady-state C-V curves; then the capacitance saturates (Fig. 23), because of generation of minority carriers in the silicon depletion layer.

For surface state distribution measurements, the high frequency method and the quasi-static method are described and used. Differences of factors of 1.5 to 10 have been observed in the surface state densities measured by these two methods. Since the quasi-static

method has a less limited accuracy, its results are preferred, when applicable to low leakage currents.

The increase of the non-steady-state capacitance in the deep depletion region (Fig. 29), when negative slope voltage ramp is applied, has been explained by negative ions moving on the outer oxide surface.

APPENDIX A. LIST OF SYMBOLS

A	Area of metal electrode.
C	Measured capacitance of MOS device.
C_D	Silicon depletion layer capacitance.
C_{ox}	Oxide capacitance.
C_{min}	Minimum high frequency capacitance.
C_{ss}	Total surface state capacitance at or below the equilibrium frequency.
E_c	Energy level at the bottom edge of silicon conduction band.
E_F	Fermi level of silicon.
E_{FM}	Fermi level of metal.
E_i	Energy level at the middle of silicon band gap.
E_g	Band gap of silicon.
E_t	Energy level of surface state.
$E_n(0)$	Energy level E_t at which the non-steady-state starts.
$E_{n1}(0)$	Energy level E_t at which the non-steady-state starts when silicon Fermi level E_F is located in region 1 of surface state distribution.
$E_{n2}(0)$	Energy level E_t at which the non-steady-state starts when E_F lies in region 2.
$E_n(t)$	Pseudo-Fermi level for surface states when the MOS device is in non-steady-state.
E_1	Energy level E_t which separates region 1 and 2 in surface state distribution.
E_2	Energy level E_t which separates region 2 and 3 in surface state distribution.

E_v	Energy level at the upper edge of silicon valence band.
k	Boltzmann constant.
K	Additive constant in surface potential integration.
N_D	Donor concentration.
N_c	Effective density of states in the silicon conduction band.
N_{ss}	Surface state density.
N_{st1}	Surface state density in region 1 of surface state distribution.
N_{st2}	Surface state density in region 2.
N_{st3}	Surface state density in region 3.
q	Magnitude of an elementary charge.
Q_D	Charge in silicon depletion layer.
Q_M	Charge on the metal electrode.
Q_o	Fixed charge in oxide.
Q_t	Surface state charge.
t	Time.
T	Absolute temperature of the MOS device.
V	Applied dc voltage on the metal electrode.
v	Electron thermal velocity.
V_{ox}	Voltage drop across the oxide.
X_d	Depletion layer width.
X_o	Oxide thickness.
ϕ_{ms}	Work function difference between metal and semiconductor.
ϕ_s	Silicon surface potential.
ϵ_s	Dielectric permittivity of silicon.
α	Voltage sweeping rate.
ϵ_{ox}	Dielectric permittivity of silicon dioxide.

APPENDIX B. DERIVATION OF $dQ_t/dt|_{ss}$

When either $|\varphi_s| < |E_F - E_1|$ or E_F is in region 2, from equations (2.4) and (2.7);

$$\begin{aligned} \left. \frac{dQ_t}{dt} \right|_{s.s.} &= -qN_{st2} \frac{d\varphi_s}{dt} \\ &= qN_{st2} \frac{qN_D X_d}{\epsilon_s} \frac{dX_d}{dV} \frac{dV}{dt} \\ &= - \frac{q^2 N_{st2} \alpha N_D X_d}{\epsilon_s} \frac{dX_d}{dV} \end{aligned} \quad (B.1)$$

From eq. (2.2) to (2.7)

$$X_d = - \frac{\epsilon_s}{C_{ox} + qN_{st2}} + \left\{ \left(\frac{\epsilon_s}{C_{ox} + qN_{st2}} \right)^2 + \frac{2\epsilon_s C_{ox} (V_1 - V)}{qN_D (qN_{st2} + C_{ox})} \right\}^{1/2} \quad (B.2)$$

Substituting eq. (B.2) into eq. (B.1), eq. (2.21) is obtained.

When E_F is in region 1,

$$X_d = - \frac{\epsilon_s}{C_{ox} + qN_{st1}} + \left\{ \left(\frac{\epsilon_s}{C_{ox} + qN_{st1}} \right)^2 + \frac{2\epsilon_s C_{ox} (V_2 - V)}{qN_D (qN_{st1} + C_{ox})} \right\}^{1/2} \quad (B.3)$$

and

$$\left. \frac{dQ_t}{dt} \right|_{s.s.} = - \frac{q^2 N_{st1} \alpha N_D X_d}{\epsilon_s} \frac{dX_d}{dV} \quad (B.4)$$

thus eq. (2.19) is obtained.

APPENDIX C. TRAPPED SURFACE STATE CHARGE $Q_t(t)$ WHEN E_F IS IN REGION 2

(Fig. 8b)

The energy $E_m(t)$ will be calculated above which the surface states are empty, and below which they are filled. From eq. (2.16) and (2.21);

$$\begin{aligned} -\frac{d\eta_t}{dt} &= \int_0^{E_g} n_{st}(0, E_t) e^{-e_n(E_t)t} e_n(E_t) dE_t \\ &= \int_0^{E_1} N_{st1} V \sigma N_c e^{(E_t - E_g)/kT} dE_t + \int_{E_1}^{E_m(t)} N_{st2} V \sigma N_c e^{(E_t - E_g)/kT} dE_t \\ &= N_{st1} V \sigma N_c kT [e^{(E_1 - E_g)/kT} - e^{-E_g/kT}] + N_{st2} V \sigma N_c \\ &\quad \times [e^{(E_m(t) - E_g)/kT} - e^{(E_1 - E_g)/kT}] \end{aligned} \quad (C.1)$$

And

$$\begin{aligned} \eta_t &= \int_0^{E_g} n_{st}(t, E_t) dE_t \\ &= N_{st1} E_1 + N_{st2} (E_m(t) - E_1) \end{aligned} \quad (C.2)$$

Differentiating eq. (c.2), the emission rate of the trapped electrons is

$$-\frac{d\eta_t}{dt} = -N_{st2} \frac{dE_m(t)}{dt} \quad (C.3)$$

By equating eq. (c.1) to eq. (c.3), (see Appendix D)

$$\begin{aligned} E_m(t) &= -kT \ln \left\{ \left[e^{-E_{m2}(0)/kT} + \left(\frac{N_{st1}}{N_{st2}} \right) kT (e^{E_1/kT} - 1) - e^{E_1/kT} \right] \right. \\ &\quad \times \exp \left[\left(\frac{N_{st1}}{N_{st2}} \right) V \sigma N_c (e^{(E_1 - E_g)/kT} - e^{-E_g/kT}) - \frac{V \sigma N_c}{kT} e^{(E_1 - E_g)/kT} t \right] \\ &\quad \left. - \left(\frac{N_{st1}}{N_{st2}} \right) kT (e^{E_1/kT} - 1) - e^{E_1/kT} \right\} \end{aligned} \quad (C.4)$$

where $E_{m2}(0) = E_F - qN_D X_d^2 / (2\epsilon_s)$, X_d is given by eq. (B.2). (Fig. 8a)

$$Q_t(t) = -q N_{st1} E_1 - q N_{st2} (E_m(t) - E_1) \quad (C.5)$$

Substituting eq. (c.4) into eq. (c.5), eq. (5.25) is obtained.

APPENDIX D. SOLUTION OF $E_m(t)$

Equating eq. (c.1) and (c.3),

$$-\frac{dE_m(t)}{dt} = v\sigma N_c e^{-E_g/kT} e^{E_m(t)/kT} + \frac{N_{st1}}{N_{st2}} v\sigma N_c kT [e^{(E_i-E_g)/kT} - e^{-E_g/kT}] - v\sigma N_c e^{(E_i-E_g)/kT} \quad (D.1)$$

Let $A = v\sigma N_c e^{-E_g/kT}$

$$B = \frac{N_{st1}}{N_{st2}} v\sigma N_c kT [e^{(E_i-E_g)/kT} - e^{-E_g/kT}] - v\sigma N_c e^{(E_i-E_g)/kT}$$

then eq. (D.1) becomes

$$-\frac{dE_m(t)}{dt} = A e^{E_m(t)/kT} + B \quad (D.2)$$

Let $y = e^{E_m(t)/kT}$, i.e. $E_m(t) = kT \ln y$, and

$$\frac{dE_m(t)}{dt} = \frac{kT}{y} \frac{dy}{dt}$$

Equation (D.2) becomes

$$\frac{dy}{dt} + \frac{B}{kT} y = -\frac{A}{kT} y^2$$

Multiplying both sides by $-y^2$,

$$-\frac{1}{y^2} \frac{dy}{dt} - \frac{B}{kT} \frac{1}{y} = \frac{A}{kT}$$

Let $u = y^{-1}$, then $du/dt = -y^{-2} dy/dt$,

$$\frac{du}{dt} - \frac{B}{kT} u = \frac{A}{kT} \quad (D.3)$$

Solving the differential equation (D.3),

$$u(t) = c e^{Bt/kT} - A/B \quad (D.4)$$

is obtained.

The boundary condition is

$$u(0) = y^{-1}(0) = e^{-E_{m2}(0)/kT}$$

thus

$$C = e^{-E_{m2}(0)/kT} + A/B \quad (D.5)$$

and

$$e^{-\frac{E_m(t)}{kT}} = (e^{-E_{m2}(0)/kT} + A/B) e^{Bt/kT} - A/B, \quad (D.6)$$

i.e.

$$E_m(t) = -kT \ln \left\{ (e^{-E_{m2}(0)/kT} + A/B) e^{Bt/kT} - A/B \right\}$$

where $E_{m2}(0) = E_F - qN_D X_d^2 / (2\epsilon_s)$, X_d is given by eq. (B.2).

APPENDIX E. PREOXIDATION WAFER TREATMENT

A) Initial degreasing and etching

- 1) Ultrasonic cleaning with deionized water for 5 minutes.
- 2) Degreasing by heating in trichloroethylene, acetone and methanol successively each for 5 minutes.
- 3) Boiling in solution of deionized water, hydrogen peroxide (H_2O_2) and NH_4OH (4:1:1 by volume) for 10 minutes.
- 4) Boiling in solution of deionized water, hydrogen peroxide and hydrochloric acid (HCl) (4:1:1 by volume) for 10 minutes.
- 5) Etched by HF for 2 minutes.
- 6) Decanted and boiled in deionized water for 3 minutes.
- 7) Etched in HNO_3 for 5 minutes.
- 8) Decanted in deionized water.

B) Oxidation

The wafer is loaded into a resistance heated horizontal furnace and oxidized at $1100^\circ C$ for 1.5 hours. The dry oxygen is at the atmosphere pressure, the flow rate is 2 liters per minutes.

C) Second cleaning

- 1) Ultrasonic cleaning in acetone for 5 minutes.
- 2) Decanted with deionized water.
- 3) Etched by HF .
- 4) Decanted by deionized water.

REFERENCES

- (1) C. T. Sah and F. H. Hielscher, "Evidence of the Surface Origin of the $1/f$ Noise", Phys. Rev. Lett., 17, 956 (1969)
- (2) A. Many, Y. Goldstein and N. B. Grover, "Semiconductor Surface", Chapter 5, North-Holland Publishing Company, 1971
- (3) J. Bardeen, "Surface States and Rectification at a Metal-Semiconductor Contact", Phys. Rev., 71, 717, (1947)
- (4) W. Shockley and G. L. Pearson, "Modulation of Conductance of Thin Film of Semiconductor by Surface Charges", Phys. Rev., 74, 232 (1948)
- (5) D. R. Frankl, "Some Effects of Material Parameters on the Design of Surface Space-Charge Varactors", Solid-St. Electron., 2, 71 (1961)
- (6) R. Linder, "Semiconductor Surface Varactor", Bell Syst. Tech. J., 41, 803 (1962)
- (7) K. Lehovec and A. Slobodskoy, "Impedance of Semiconductor-Insulator-Metal Capacitor", Solid-St. Electron., 7, 59 (1964)
- (8) L. M. Terman, "An Investigation of Surface States at A Si/SiO₂ Interface Employing M-O-S Diodes", Solid-St. Electron., 5, 285 (1962)
- (9) C. N. Berglund, "Surface State at Steam-Grown Silicon-Silicon Dioxide Interface", I.E.E.E. Trans. Electron Devices, ED-13, 701 (1966)
- (10) E. H. Nicollian and A. G. etzberger, "The Si-SiO₂ Interface-Electrical Properties as Determined by the Metal-Insulator-Silicon Conductance Technique", Bell Syst. Tech. J., 42, 1055 (1967)
- (11) P. V. Gray and D. M. Brown, "Density of SiO₂-Si Interface States", Appl. Phys. Lett., 8, 31 (1966)
- (12) R. Castagne and A. Vapaille, "Description of The SiO₂-Si Interface Properties By Means of Very Low Frequency MOS Capacitance Measurements", Surface Science, 28, 157 (1971)
- (13) M. Kuhn, "A Quasi-Static Technique for MOS C-V and Surface State Measurements", Solid-St. Electron., 13, 873 (1970)
- (14) A. S. Grove, B. E. Deal, E. H. Snow and C. T. Sah, "Investigation of Thermally Oxidized Silicon Surface Using M-O-S Structures", Solid-St. Electron., 8, 145 (1965)

- (15) D. M. Brown and P. V. Gray, "Si-SiO₂ Fast Interface State Measurements", J. Electrochem. Soc., 115, 760 (1968)
- (16) A. Gutzberger and J. C. Irvin, "Low Temperature Hysteresis Effects in Metal-Oxide-Silicon Capacitors Caused by Surface State Trapping", I.E.E.E. Trans. Electron. Devices, ED-15, 1009, (1968)
- (17) M. Kuhn and E. H. Nicollian, "Nonequilibrium Effects in Quasi-Static Measurements", J. Electrochem. Soc., 118, 370 (1971)
- (18) M. Zorbat, "Relaxationseffekte an Halbleiter-Isolator-Grenzflächen", Z. Angew. Phys., 22, 30 (1966)
- (19) W. E. Dahlke and S. M. Sze, "Tunneling in Metal-Oxide-Silicon Structure", Solid-St. Electron., 10, 865 (1967)
- (20) L. B. Freeman and W. E. Dahlke, "Theory of Tunneling Into Interface States", Solid-St. Electron., 13, 1483 (1970)
- (21) H. C. Card and E. H. Rhoderick, "Conductance Associated With Interface States in MOS Tunnel Structures", Solid-St. Electron., 15, 993, (1972)
- (22) J. G. Simmons and L. S. Wei, "Theory of Dynamic Charge and Capacitance Characteristics in MIS System Containing Discrete Surface Traps", Solid-St. Electron., 16, 43 (1973)
- (23) J. G. Simmons and L. S. Wei, "Theory of Dynamic Charge Current and Capacitance Characteristics in MIS System Containing Distributed Surface Traps", Solid-St. Electron., 16, 53 (1973)
- (24) P. V. Gray, "The Silicon-Silicon Dioxide System", Proc. I.E.E.E., 57, 1543 (1969)
- (25) A. G. Revesy and K. H. Zaininger, "The Si-SiO₂ Solid-Solid Interface System", R.C.A. Review, 19, 22 (1968)
- (26) B. E. Deal, M. Sklar, A. S. Grove and Snow, "Characteristics of the Surface State Charge (Q_{ss}) of Thermally Oxidized Silicon", J. Electrochem. Soc., 114, 166 (1967)
- (27) S. K. Ghandhi, "The Theory and Practice of Microelectronics", Chap. 17, John Wiley and Son, Inc. (1968)
- (28) W. Shockley and W. T. Read, Jr., "Statistics of the Recombination of Holes and Electrons", Phys. Rev., 87, 835 (1952)
- (29) R. N. Hall, "Electron-Hole Recombination in Germanium", Phys. Rev., 87, 387 (1952)
- (30) K. H. Zaininger and G. Warfield, "Limitations of the MOS Capacitance Method for the Determination of Semiconductor Surface Properties",

- (31) A. D. Lopez, "Using the Quasistatic Method for MOS Measurements", Rev. of Scientific Instruments , 44, 200 (1973)
- (32) A. Gostzberger, "Ideal MOS Curves for Silicon", Bell Syst. Tech. J., 45, 1097 (1966)
- (33) K. Lohovec, "Rapid evaluation of C-V plots for MOS Structures", Solid-St. Electron., 11, 135 (1968)
- (34) R. F. Pierret, "A Linear-Sweep MOS-C Technique for Determining Minority Carrier Lifetimes", I.E.E.E. Trans. Electron. Devices, ED-19, 869 (1972)
- (35) C. T. Sah and H.S. Fu, "Current and Capacitance Transient Responses of MOS Capacitor", Phys. Stat. Sol. (a), 11, 297 (1972)
- (36) E. P. Hieman, "On the determination of minority carrier lifetime from the transient response of an MOS capacitor", I.E.E.E. Trans. Electron. Devices, ED-14, 781 (1967)
- (37) R. F. Pierret and D. W. Small, "Effect of Lateral Surface Generation on the MOS-C Linear -Sweep and C-T Transient Characteristics", I.E.E.E. Trans. Electron. Devices, ED-20, 457 (1973)





Fig. 1






Fig. 2



a



b

Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14






Fig. 15

RAMP GENERATOR



a



b

Fig. 16





Fig. 17






Fig. 19





Fig.20











Fig. 22

















Fig. 29




Fig. 30




Fig. 31

VITA

Chin-Che Wang was born on September 12, 1947 in Chia-Yi, Taiwan to Dah-Shou and Lai-Hau Wang. He received a Bachelor of Science degree in Electrical Engineering from Cheng Kung University, Tainan, Taiwan in June 1969. After one year military service, he had served as a teaching assistant in National Chiao-Tung University, Hsin-Chu, Taiwan from Aug. 1970 to July 1971. At the same time, he enrolled as a graduate student of the Institute of Management Science, Chiao-Tung University. In Aug. 1971, he came to Lehigh University, Bethlehem, Pennsylvania. He is currently working toward the M. S. degree in electrical engineering under Professor W. E. Dahlke. While at Lehigh University, he has held Teaching Assistantship and Research Assistantship.